

High-Speed, Low r_{ON} , 1.8-V/2.5-V/3.3-V/5-V, SPST Analog Switch (1-Bit Bus Switch)

FEATURES

- SC-70 5-Lead Package
- 5- Ω Switch Connection Between Two Ports
- Minimal Propagation Delay Through The Switch
- Low I_{CC}
- Zero Bounce In Flow-Through Mode
- Control Inputs Compatible with TTL Level


DESCRIPTION

The DG2303 is a high-speed, 1-bit, low power, TTL-compatible bus switch. Using sub-micron CMOS technology, DG2303 achieves low on-resistance and negligible propagation delay.

The DG2303 consist of a bi-directional input/output pins A

and B. When the output enable (OE) is low, the input/output pins are connected. When the OE is high, the switch is open and a high-impedance state exists between input/output pins A and B.

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



Device Marking: E6

TRUTH TABLE		
OE	B	Function
L	HiZ State	Disconnect
H	A	Connect

ORDERING INFORMATION		
Temp Range	Package	Part Number
-40 to 85°C	SC70-5	DG2303DL

ABSOLUTE MAXIMUM RATINGS

Reference to GND

V+	-0.3 to +6 V
OE, A, B ^a	-0.3 to (V+ + 0.3 V)
Continuous Current (Any terminal)	± 50 mA
Peak Current	± 200 mA
(Pulsed at 1 ms, 10% duty cycle)	
Storage Temperature (D Suffix)	-65 to 150°C

Power Dissipation (Packages)^b

5-Pin SC70 ^c	250 mW
-------------------------	--------

Notes:

- a. Signals on A, or B or OE exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings.
- b. All leads welded or soldered to PC Board.
- c. Derate 3.1 mW/°C above 70°C

SPECIFICATIONS (V+ = 5.0 V)


Parameter	Symbol	Test Conditions Otherwise Unless Specified V+ = 1.65 V to 5.5 V, V _{IN} = V _{IH} or V _{IL} ^e	Temp ^a	Limits			Unit
				Min ^b	Typ ^c	Max ^b	
DC Characteristics							
On-Resistance	r _{ON}	V+ = 1.8 V, V _A = 0 V, I _B = 4 mA	Full			28.0	Ω
		V+ = 1.8 V, V _A = 1.8 V, I _B = 4 mA	Full			60.0	
		V+ = 2.3 V, V _A = 0 V, I _B = 8 mA	Full			12.0	
		V+ = 2.3 V, V _A = 2.3 V, I _B = 8 mA	Full			30.0	
		V+ = 3.0 V, V _A = 0 V, I _B = 24 mA	Full			9.0	
		V+ = 3.0 V, V _A = 3.0 V, I _B = 24 mA	Full			20.0	
		V+ = 4.5 V, V _A = 0 V, I _B = 30 mA	Full			7.0	
		V+ = 4.5 V, V _A = 2.4 V, I _B = 15 mA	Full			12.0	
		V+ = 4.5 V, V _A = 4.5 V, I _B = 30 mA	Full			15.0	
r _{ON} Flatness ^d	r _{ON} Flatness	V+ = 1.8 V, V _A = 0 V to V+, I _B = 4 mA	Full		125		
		V+ = 2.5 V, V _A = 0 V to V+, I _B = 8 mA	Full		28		
		V+ = 3.3 V, V _A = 0 V to V+, I _B = 24 mA	Full		12		
		V+ = 5.0 V, V _A = 0 V to V+, I _B = 30 mA	Full		6		
Switch Off Leakage Current	I _(off)	V+ = 5.5 V, V _A = 1 V/4.5 V, V _B = 4.5 V/1 V	Full	-10		10	μA
Switch-On Leakage Current	I _(on)	V+ = 5.5 V, V _A = V _B = 1 V/4.5 V	Full	-10		10	
Input High Voltage	V _{IH}	V+ = 1.65 V to 1.95 V	Full	1.35			V
		V+ = 2.3 V to 2.7 V	Full	1.6			
		V+ = 3.0 V to 3.6 V	Full	2.0			
		V+ = 4.5 V to 5.5 V	Full	2.4			
Input Low Voltage	V _{IL}	V+ = 1.65 V to 1.95 V	Full			0.4	ns
		V+ = 2.3 V to 2.7 V	Full			0.4	
		V+ = 3.0 V to 3.6 V	Full			0.6	
		V+ = 4.5 V to 5.5 V	Full			0.8	
Input Current	I _{IL} or I _{IH}	V _{OE} = 0 or V+	Full	-1		1	μA
Dynamic Characteristics							
Prop Delay Bus-to-Bus ^f	t _{PHL} , t _{PPLH}	V _{LD} = Open, V= 1.65 V to 1.95 V, (Figure 1 and 2)	Full			5	ns
		V _{LD} = Open, V= 2.3 V to 2.7 V, (Figure 1 and 2)	Full			2	
		V _{LD} = Open, V= 3.0 V to 3.6 V, (Figure 1 and 2)	Full			1	
		V _{LD} = Open, V= 4.5 V to 5.5 V, (Figure 1 and 2)	Full			1	

SPECIFICATIONS (V₊ = 5.0 V)


Parameter	Symbol	Test Conditions Otherwise Unless Specified $V_+ = 1.65 \text{ V to } 5.5 \text{ V}, V_{IN} = V_{IH}$ or V_{IL}^e	Temp ^a	Limits			Unit
				Min ^b	Typ ^c	Max ^b	
Dynamic Characteristics							
Output Enable Time ^d	t _{PZL}	$V_{LD} = 2 \times V_+, V_+ = 1.65 \text{ V to } 1.95 \text{ V}$ (Figure 1 and 2)	Full		4.2		ns
		$V_{LD} = 2 \times V_+, V_+ = 2.3 \text{ V to } 2.7 \text{ V}$ (Figure 1 and 2)	Full		3.3		
		$V_{LD} = 2 \times V_+, V_+ = 3.0 \text{ V to } 3.6 \text{ V}$ (Figure 1 and 2)	Full		2.6		
		$V_{LD} = 2 \times V_+, V_+ = 4.5 \text{ V to } 5.5 \text{ V}$ (Figure 1 and 2)	Full		1.8		
	t _{PZH}	$V_{LD} = 0 \text{ V}, V_+ = 1.65 \text{ V to } 1.95 \text{ V}$ (Figure 1 and 2)	Full		4.4		
		$V_{LD} = 0 \text{ V}, V_+ = 2.3 \text{ V to } 2.7 \text{ V}$ (Figure 1 and 2)	Full		3.3		
		$V_{LD} = 0 \text{ V}, V_+ = 3.0 \text{ V to } 3.6 \text{ V}$ (Figure 1 and 2)	Full		2.7		
		$V_{LD} = 0 \text{ V}, V_+ = 4.5 \text{ V to } 5.5 \text{ V}$ (Figure 1 and 2)	Full		2.0		
Output Disable Time ^d	t _{PLZ}	$V_{LD} = 2 \times V_+, V_+ = 1.65 \text{ V to } 1.95 \text{ V}$ (Figure 1 and 2)	Full		14.3		ns
		$V_{LD} = 2 \times V_+, V_+ = 2.3 \text{ V to } 2.7 \text{ V}$ (Figure 1 and 2)	Full		10.5		
		$V_{LD} = 2 \times V_+, V_+ = 3.0 \text{ V to } 3.6 \text{ V}$ (Figure 1 and 2)	Full		8.6		
		$V_{LD} = 2 \times V_+, V_+ = 4.5 \text{ V to } 5.5 \text{ V}$ (Figure 1 and 2)	Full		7.4		
	t _{PHZ}	$V_{LD} = 0 \text{ V}, V_+ = 1.65 \text{ V to } 1.95 \text{ V}$ (Figure 1 and 2)	Full		10.7		
		$V_{LD} = 0 \text{ V}, V_+ = 2.3 \text{ V to } 2.7 \text{ V}$ (Figure 1 and 2)	Full		9.6		
		$V_{LD} = 0 \text{ V}, V_+ = 3.0 \text{ V to } 3.6 \text{ V}$ (Figure 1 and 2)	Full		8.7		
		$V_{LD} = 0 \text{ V}, V_+ = 4.5 \text{ V to } 5.5 \text{ V}$ (Figure 1 and 2)	Full		7.5		
Charge Injection ^d	Q _{INJ}	$C_L = 1 \text{ nF}, V_{GEN} = 0 \text{ V}, R_{GEN} = 0 \Omega$, (Figure 3)	Room		0.5		pC
Off Isolation ^d	OIRR	$R_L = 50 \Omega, C_L = 5 \text{ pF}, f = 10 \text{ MHz}$	Room		-50		dB
Insertion Loss ^d	Loss	$R_L = 50 \Omega$	Room		>200		MHz
Input Capacitance ^d	C _{in}		Room		4		pF
Channel-Off Capacitance ^d	C _(off)	$V_{OE} = 0 \text{ or } V_+, f = 1 \text{ MHz}$	Room		9		
Channel-On Capacitance ^d	C _{ON}		Room		20		
Power Supply							
Power Supply Range	V ₊			1.65		5.5	V
Power Supply Current	I ₊	$V_{OE} = 0 \text{ or } V_+$				1.0	μA




Notes:

- a. Room = 25°C, Full = as determined by the operating suffix.
- b. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- c. Typical values are for design aid only, not guaranteed nor subject to production testing.
- d. Guarantee by design, nor subjected to production test.
- e. V_{IN} = input voltage to perform proper function.
- f. Guaranteed by design and not production tested. The bus switch propagation delay is a function of the RC time constant contributed by the on-resistance and the specified load capacitance with an ideal voltage source (zero output impedance) driving the switch.

AC LOADING AND WAVEFORMS

Input driven by 50- Ω source terminated in 50 Ω
 C_L includes load and stray capacitance
 Input PRR = 1.0 MHz, t_W = 50 ns

Figure 1. AC Test Circuit**Figure 2.** AC Waveforms

TEST CIRCUITS

Figure 3. Charge Injection

Figure 4. Off-Isolation

FIGURE 5. Channel Off/On Capacitance